Space Technology Research Grants

A Circuit-Level Radiation Hardened-By-Design Approach for Standard CMOS



Completed Technology Project (2012 - 2015)

Project Introduction

The primary objective of the research inquiry is to validate a circuit-level radiation hardening technique for digital and mixed-signal electronics. Computer simulations have indicated that the technique works; however, there have been no published experimental results validating it. To complete the primary objective, there are plans to experimentally validate the hardening technique and to quantify its effectiveness and any performance degradation introduced by it. In comparison with many device-level hardening techniques, this circuit-level technique may reduce the development time and costs of digital or mixed-signal electronics in craft bound for radiation-rich environments such as space.

Anticipated Benefits

In comparison with many device-level hardening techniques, this circuit-level technique may reduce the development time and costs of digital or mixed-signal electronics in craft bound for radiation-rich environments such as space.

Primary U.S. Work Locations and Key Partners



| Organizations Performing Work | Role | Туре | Location |
|---|----------------------------|----------|-------------------------|
| The University of Tennessee-Knoxville(UT-K) | Supporting Organization | Academia | Knoxville, Tennessee |



A Circuit-Level Radiation Hardened-By-Design Approach for Standard CMOS

Table of Contents

| Project Introduction | |
|-------------------------------|---|
| Anticipated Benefits | |
| Primary U.S. Work Locations | |
| and Key Partners | 1 |
| Organizational Responsibility | |
| Project Website: | |
| Project Management | |
| Technology Maturity (TRL) | 2 |
| Technology Areas | 2 |

Organizational Responsibility

Responsible Mission Directorate:

Space Technology Mission Directorate (STMD)

Responsible Program:

Space Technology Research Grants



Space Technology Research Grants

A Circuit-Level Radiation Hardened-By-Design Approach for Standard CMOS



Completed Technology Project (2012 - 2015)

Primary U.S. Work Locations

Tennessee

Project Website:

https://www.nasa.gov/directorates/spacetech/home/index.html

Project Management

Program Director:

Claudia M Meyer

Program Manager:

Hung D Nguyen


Principal Investigator:

Ben Blalock

Co-Investigator:

Austin J Womac

Technology Maturity (TRL)



Technology Areas

Primary:

- TX02 Flight Computing and Avionics
 - □ TX02.1 Avionics
 Component Technologies
 □ TX02.1.6 Radiation
 Hardened ASIC
 Technologies

